HSD104IXN1-A00初期产品规格书 V0.4

Document No. Revision 1.0

Document No. Revision 1.0

Document No. Revision 1.0

Document No. Revision 1.0

Document No. Revision 1.0

Document No. Revision 1.0

Document No. Revision 1.0

Document No. Revision 1.0

Document No. Revision 1.0

Document No. Revision 1.0

CN

Document No. Revision 1.0

Document No. Revision 1.0

Document No. Revision 1.0

Document No. Revision 1.0

If LVDS input data is 6 bits, SELB must be set to High

If LVDS input data is 8 bits, SELB must be set to Low

Document No. Revision 1.0

Document No. Revision 1.0

Document No. Revision 1.0

Timing Diagram of Interface Signal (DE mode)

(1). Vertical input timing

(2). Horizontal input timing

Document No. Revision 1.0

Document No. Revision 1.0

Document No. Revision 1.0