Feedback-Type Dead-Time Compensation Method

A Feedback-Type Dead-Time Compensation Method

for High-Frequency PWM Inverter

-Delay and Pulse Width Characteristics-

Masashi Ogawa, Satoshi Ogasawara, Masatsugu Takemoto

Hokkaido University

Sapporo, Japan

Abstract—This paper discusses a dead-time compensation method for high-frequency pulse-width modulation (PWM) inverters. Feedback-type dead-time compensation can eliminate error in the inverter output voltage. With next-generation switching devices using SiC, the switching frequency of inverters is expected to improve to 10-fold that of conventional inverters. However, as switching frequency increases, dead time will more strongly affect output voltage error. This paper proposes a new compensation method, which can reduce the minimum output pulse width and the phase delay of the inverter output voltage. An experimental system was constructed and tested, using high-speed power MOSFETs and a field-programmable gate array controller. Experimental results support the validity and usefulness of the proposed compensation method.

I.I NTRODUCTION

Pulse-width modulation (PWM) inverters are now widely used in many applications (e.g., adjustable-speed drives). Development of power switching devices such as insulated-gate bipolar transistors (IGBTs) has improved the switching frequency of PWM inverters. With next-generation switching devices using SiC or GaN, the switching frequency of inverters is expected to improve to 10-fold that of inverters using conventional IGBTs. Higher switching frequency improves inverter performance, but causes electromagnetic interference (EMI) and voltage distortion. A major source of EMI is common-mode noise, and many researchers have investigated methods employing an active circuit to eliminating such noise[1]-[3].The voltage distortion is generated by dead time, which is essential for PWM inverters. To eliminate the voltage distortion, many dead-time compensation methods have been proposed[4]-[10].

If upper and lower switches in one phase of a voltage source inverter are turned on simultaneously, the phase of the inverter is shorted and the inverter may fail. To prevent a short circuit, the gate signals of the inverter introduce dead time, which is the duration that both the upper and lower switches are turned off during current commutation. Inserting dead time causes error in the inverter output voltage, because the dead time alters the timing when the inverter output voltage varies stepwise, depending on the polarity of output current. To eliminate this voltage error, dead-time compensation methods have been researched which can be classified into two types: feedforward[4]-[6] and feedback[7]-[6].

Feedforward-type dead-time compensation operates in accordance with current or polarity, and can be implemented using a simple circuit. However, such methods cannot completely compensate for the dead time if the compensation value is different from the actual voltage error.

In feedback-type dead-time compensation, the compensation value is determined by comparing the actual output voltage with a reference. To implement this method a voltage-detection circuit is required, but the voltage error can be completely eliminated.

This paper proposes a feedback-type dead-time compensation method that aims to improve the pulse width and delay of the output voltage in comparison with conventional compensation methods[5]. An experimental system was constructed and tested, using high-speed power MOSFETs and a field-programmable gate array (FPGA) controller. Experimental results support the validity and usefulness of the proposed compensation method.

II.F EEDBACK-T YPE D EAD-T IME C OMPENSATION Fig. 1 shows the system configuration for feedback-type compensation. A compensation circuit compares input signal A with feedback signal B to generate compensated signal C. A dead-time-inserting circuit inputs compensated signal C and inserts dead time into signals D and E of the upper and lower gates, respectively. Each gate drive circuit drives a switching device by signals D and E. The detection circuit detects output voltage signal F and feeds it back to the compensation circuit. Fig. 2 shows the respective signals in feedback-type compensation. D c is the compensation time for correcting the

voltage error. When signal C is turned on, signal E turns off immediately and signal D turns on after the dead time t d has elapsed. Delay time is included in the gate drive circuits and power switching devices. Moreover, general power switching devices have different delay times for turning on and off. D g1 is the turn-on delay and D g2 is the turn-off delay with respect to the gate signal for device operation. In bipolar devices, D g2 is longer than D g1 because of storage time. Signal B is fed back to the compensation circuit after delay time D d of the detection circuit.

Each compensation method is characterized by how to adjust D c . Murai et al. proposed an excellent compensation method, which we adopt as a standard for comparison [7]. Here, we refer to their method as the conventional method. III. C ONVENTIONAL M ETHOD

Fig. 3 shows the operation of the conventional method. An internal counter (IC) included in the compensation circuit adjusts the state of signal C, depending on the state of signals A and B. IC operates just after each pulse edge of input signal A. In Fig. 3, d 1 is a time delay from the first turn-off of C for feedback signal B, which relates to the voltage error of the

inverter. The IC decrements d 1, and keeps this value until the next turn-on of signal A. By means of IC, the compensated signal C turns on after delay d 1 from when signal A turns on. The delay operation corresponds to compensating for the voltage error generated by d 1.

On the other hand, signal B turns on after d 2 from when signal C turns on. IC also increments d 2, and keeps this value until the next time signal A is turned off. Delaying the next turn-off of signal C by d 2 with respect to signal A corresponds to compensating for the voltage error generated by d 2. By repeating this operation, voltage error caused by dead time can be completely eliminated.

However, the conventional method has two problems. The first problem is that the delay time from A to B is relatively long. The second problem is that the minimum output pulse width is limited. Both the delay time from A to B and the minimum pulse width of input signal A can be estimated as the sum of turn-on and turn-off delays, d 1 + d 2. These problems make it difficult to apply the conventional method to PWM inverters operating at a high switching frequency.

Fig. 3. Conventional method

Fig. 1. System configuration of for feedback-type

dead-time compensation

D E Upper

Lower

F(i>0)

B(i>0)

A F(i<0)

B(i<0)

count

count count

delay

delay Fig. 2. Signals in feedback-type compensation

IV. P ROPOSED M ETHOD

A. Normal Compensation Figs. 4 and 5 show operation of the proposed method. An error counter (EC) included in the compensation circuit operates depending on the state of signals A and B, as shown in Table 1. The proposed method is characterized by sophisticated operation of the error counter, which is equivalent to integration of the voltage error at the inverter output. Only the moment of switching the output voltage is detected by the detection circuit, and the error counter increments or decrements, corresponding to the detected signal B and the input signal A. Therefore, the counter value corresponds to the integral of output voltage error assuming a constant dc-link voltage. Delaying C with respect to A can compensate for the voltage error. When the counter value is

negative, compensation is carried out when signal A is turned on. Conversely, when the counter value is positive, compensation is carried out when signal A is turned off.

If turn-on delay d 1 is shorter than turn-off delay d 2, the proposed method operates as shown in Fig. 4. When signal A is first turned on, compensated signal C is turned on

immediately and the EC value is set as X. Feedback signal B is turned off after delay d 2 from when signal A is turned off.

From the moment that signal A is turned on for a second time, the compensation keeps signal C turned off as long as the EC value is less than X. The delay time between signals A and C equals d 2 - d 1. Assuming that d 3 = d 1, the pulse width of B (T6 – T4) becomes equal to the pulse width of A (T5 – T3). Times T1 through T6 are shown in Fig. 4. If turn-on delay d 1 is longer than turn-off delay d 2, the proposed method operates as shown in Fig. 5. When input signal A is first turned off, the EC value is set as Y. When signal A turns on for a second time, C turns on immediately because the EC value is not greater than Y. From the moment that signal A is turned off for a second time, the compensation keeps signal C turned on as long as the EC value is greater than Y. Assuming that d 2= EC

Fig. 6. Proposed method (short pulse)

T1 T2 T4 T3 T6 T5 A

Fig. 4. Proposed method (d 1

S1 S2

S4 S3 C

S5 S6

Fig. 5. Proposed method (d 1>d 2)

U1 U5

Y Y

Table 1. Operation of EC

d4, the pulse width of B (S6 - S4) becomes equal to the pulse width of A (S5 – S3), where times S1 through S6 are shown in Fig. 5, by delaying the moment when C turns off. As a result, the compensation circuit performs the following actions.

●When signal A is turned on:

If the EC value is less than X, turn-on of signal C is

delayed until the EC value become X. Otherwise,

signal C is turned on immediately.

●When signal A is turned off:

If the EC value is greater than Y, turn-off of signal C is

delayed until the EC value become Y. Otherwise,

signal C is turned off immediately.

Therefore, the delay time from A to B and the minimum pulse width are the turn-on delay d1or turn-off delay d2, whichever is larger. As a result, both the delay time and the minimum pulse width can be reduced in comparison with the conventional method.

B.Short-Pulse Compensation

Fig. 6 depicts the operation when the compensation circuit inputs short pulses, the width of which is shorter than the minimum output pulse (times U1 through U5 are shown in the figure). Here, we assume that d2 is greater than d1. When the input signal A is turned on at U1, the compensated signal C is not turned on, because the EC value is less than X. The next time signal A is turned off (U2), signal C is turned off immediately, because the EC value is less than Y. Since the short pulse in signal A is lost in signal C, the corresponding pulse disappears in signal B. However, the voltage error is integrated by EC. Even if the signal C pulse is not lost but shorter than the dead time, the corresponding pulse may disappear in signal B as shown in Fig. 6. When the EC value is greater than Y, a pulse certainly appears in signal B, because signal C is kept on until signal B turns on. Consequently, the pulse width of signal B (U5 - U4) becomes almost equal to the sum of the pulse widths within the period between U3 and U1, and the proposed method can compensate for the voltage error generated by the dead time. If short negative pulses are input, the compensation method performs similarly, as shown in Fig. 6.

II.E XPERIMENT

A.Experimental System

The conventional method and the proposed method are applied to an experimental system. The compensation circuit and the dead-time-inserting circuit are implemented in an

FPGA, the clock frequency of which is 100 MHz. High-speed power MOSFETs are used for the switching devices, because these can operate faster than IGBTs.

Fig. 7 shows the experimental system. This system has the same composition as in Fig. 1. Fig. 8 shows the main circuit of the experimental system. Corresponding to connection of the P0, P1, and P2 terminals, experiments are performed under no-load, positive current, and negative current conditions.

Turn-on

Turn-off

Turn-on

Turn-off

Fig. 9. Detection circuit

Fig. 10. Operation waveforms of detection circuit Fig. 8. Main circuit of the experimental system

Fig. 7. Experimental system

P 2

P 1

Upper

Lower

54 Ω

2 mH

DC supply

Inverter

FPGA controller and

detection circuit

Input signal

P 0

Fig. 9 shows the detection circuit consisting of a resistor-capacitor circuit and two photocouplers. This circuit is connected between the output terminal of a half-bridge inverter and the neutral point of the dc-link voltage. Fig. 10 shows the operation waveforms of this detection circuit, which has the following advantages:

●Power loss is low, because the resistor current is not

continuous, but pulsewise.

●Detection error caused by the difference between the

rise time and fall time of the photocoupler can be

eliminated.

The detection circuit used in the conventional method is composed of a resistor and a photocoupler[7]. Since a general-purpose photocoupler has different delay times at turn-on and turn-off, detection error occurs. Moreover, continuous current flowing in the resistor will cause large power loss.

In this experiment, the delay time of the gate drive circuit D g1, the delay time of the detection circuit D d, and the dead time t d are 0.56 μs, 0.23 μs, and 0.95 μs, respectively.

https://www.360docs.net/doc/2c3551500.html,parison with Conventional Method (no load) Figs. 11 and 12 show the experimental results of the conventional and proposed methods under no-load condition, where the output pulse width of each method is minimal. In Fig. 11, the minimum output pulse width and the delay time D af of the conventional method are 3.60 μs and 3.26 μs, respectively. The minimum output pulse width of the conventional method is the sum of D c, t d, D g, and D d. D c of the conventional method corresponds to the previous delay time, which is equal to the sum of t d, D g1,and D d. In the conventional method, delay time D ab is 2(t d+ D g1 + D d) and D af is 2(t d+ D g1) + D d.

As shown in Fig. 12, the minimum output pulse width and the delay time D af of the proposed method are reduced to 1.50 μs and 1.51 μs, respectively. A minimum output pulse width of the proposed method is the sum of t d and D g1. In the proposed method, delay time D af is the sum of D c, t d, and D g1 but D c is zero.

C.Short-Pulse Compensation (no load)

Fig. 13 shows the experimental results when very short pulses are given as the input signal, and Fig. 14 shows an enlarged view. Some output pulses disappear, because the input pulse width is shorter than the minimum width. However, pulse width of the output voltage is equal to the sum of the input pulses that disappear. Therefore, the proposed method can completely compensate for the average output voltage even under short-pulse conditions.

D.Influence of Current Polarity

Figs. 15, 16, and 17 show the experimental results in no-load, positive current, and negative current conditions. The input pulse width of 3 μs is the same. Regardless of the output current conditions, the pulse width of the output voltage is the same as that of the input signal and the delay time is almost constant, even though the gate signals are modified by the compensation circuit. Therefore, these experimental

results

Fig. 11. Minimum output pulse width of conventional method Fig. 12. Minimum output pulse width of proposed method

Fig. 13. Short-pulse compensation

Fig. 14. Short-pulse compensation (enlarged view)

show that the proposed dead-time compensation method can eliminate the output voltage error of the inverter under all conditions.

III.C ONCLUSION

This paper has proposed a new feedback-type dead-time compensation method, which can completely compensate voltage distortion. In contrast to the conventional method, the proposed method can not only reduce minimum pulse width and delay time but also compensate for voltage distortion, even when the pulse width of the input signal is shorter than the minimum width. To examine the validity and usefulness of the proposed compensation method, an experimental system

was constructed and tested, using an FPGA controller and high-speed power MOSFETs operating at 100 kHz. Both the proposed and the conventional methods were implemented in the FPGA and compared experimentally. The experimental results show that the proposed method reduces delay time and minimum pulse width, and can completely compensate for the voltage distortion, even if the input signal includes short pulses. Furthermore, the proposed method can compensate for voltage distortion under all current load conditions.

[1] S. Ogasawara, H. Ayano, H. Akagi: “An Active Circuit for

Cancellation of Common-Mode Voltage Generated by a PWM

Inverter,” PESC ’97 Record. 28th Annual IEEE Po wer

Electronics Specialists Conference, vol. 2, pp. 1547-1553 (1997) [2] I. Takahashi, A. Ogata, H. Kanazawa, H. Atsuyuki: “Active EMI

Filter for Switching Noise of High Frequency Inverters,”

Proceedings of the Power Conversion Conference - Nagaoka

1997, vol. 1, pp. 331-334 (1997)

[3] N. Aizawa, M. Kikuchi, H. Kubota, I. Miki, K. Matsuse: “Dead-

time effect and its compensation in common-mode voltage

elimination of PWM inverter with auxiliary inverter,” IPEC 2010

International Power Electronics Conference, pp. 222-227 (2010) [4] L. Ben-Brahim: “The analysis and Compensation of dead-time

effects in three phase PWM inverters,” Proceedings of the 24th

Annual Conference of the IEEE Industrial Electronics Society vol.

2, pp. 792-797 (1998)

[5] C. Attaianese, D. Ca praro, G. Tomasso: “Hardware Dead Time

Compensation for VSI Based Electrical Drives,” Proceedings

ISIE 2001 IEEE International Symposium on Industrial

Electronics, vol. 2, pp. 759-764 (2001)

[6] D. Legate, R. J. Kerkman: “Pulse Based Dead Time Compensator

for PWM Voltage Inverter,” proceedings of the 1995 IEEE

IECON 21st Internal Conference on Industrial Electronics, vol. 1,

pp. 474-481 (1995)

[7] Y. Murai, T. Watanabe, H. Iwasaki: “Waveform Distortion and

Correction Circuit for PWM Inverter with Switching Lag-time, ”

IEEE Trans. on Industry Applications, vol. IA-23, no. 5, pp. 881-

886 (1987)

[8] K. Rauma, O. Laakkonen, M. Ikonen, P. Silvantionen, O.

Pyrhonen: “FPGA Based Dead-Time Compensation for PWM

inverter,” European Conference on Power Electronics and

Applications, Print ISBN: 90-75815-09-3, (2005)

[9] Z. Li, P. Wang, Y. Li, C. Liu, H. Zhu: “Dead-Time Compensation

for VSI Based Power Supply with Small Filter Inductor,”

IPEMC ’09. IEEE 6th International Power Electronics and

Motion Control Conference, pp. 1519-1523 (2009)

[10] Victor M. Cardenas G., Sergio Horta M., Rodolfo Echavarria S.:

“Elimination of Dead Time Effect in Three Phase Inverters,”

Technical Proceedings. CIEP ’96. V IEEE International Power

Electronics Congress, pp. 258-262 (1996) Fig. 15. Results: proposed method (no load) Fig. 16. Results: proposed method (i > 0)

Fig. 17. Results: proposed method (i < 0)