Orcad 16.5 DRC setting

Orcad 16.5 DRC settingDesign Rules Options tabUse thisTo do this...control...Scope Select the scope of the design rules check. The scope can cover the entire design, or selected schematic folders and pages. Mode Specify to check either instances or occurrences.Capture automatically sets this option based on the project type. Alldesigns default to use instances. If a PCB or Schematic designis complex or has occurrence properties, the default shiftsto occurrences. Capture recommends the preferred mode, whichyou can override.Action Specifies either a design rules check, deletion of existing DRC markers or creating DRC markers for warning.Note: The DRC markers are automatically deleted when you runa subsequent design rules check.Use the Ignore DRC Warnings option to specify any DRC Warningsthat you do not want to be checked during the DRC check andnetlisting. For example, to ignore the ALG0051 or ALG0016warnings during netlist, specify these in the Ignore Warningsdialog.Design Rules Select the type of rules to run, electrical and / orphysical. Report file Specify the path and file name for the report.View Output Open the design rules check report file in a text editor. Browse Displays a standard Windows dialog box for selecting files.Electrical Rules tabElectrical RulesUse this control...To do this...Check single node nets Check if the design contains any nets with only oneconnection.Check no driving sourceand Pin type conflictsCheck duplicate net names Check if the design contains any duplicate net names.Check off-page connectorconnections Verify that off-page connector nets on a schematic page match those on other schematic pages.Check hierarchical portconnections Verify that hierarchical pins in a hierarchical block match hierarchical ports in the child schematic folder or folders.Errors are generated if the number ofhierarchical ports and hierarchical pins differ between the parent and child schematic folders. Also generates errors if the types of hierarchical ports are not identical between the parent and child schematic folders.Check unconnected bus nets Check for and reports all unconnected bus nets. This check will run for all unconnected bus nets across schematics in a design.Check unconnected pins Check for any pins on the design thatare unconnected or do not have no-connect attached.Check SDT compatibility Check for SDT compatibility. For more informationabout SDT compatibility, see Saving in SDT format.ReportsUse this control...To do this...Report all net names List the names of all nets in the report file.Report off-grid objects List all objects that are on Fine grid in thereport file.Report hierarchical ports and off-page connectors List all hierarchical ports and off-page connectors in the report file.Report misleading tapconnections Checks for and reports those signals thatare wrongly connected through a Bus Tap to a bus. Also checks for missing bus taps.Physical Rules tabPhysical RulesUse this control...To do this...Check power pin visibility Check if the visibility property of a power pinon one section of multi-section part is differentfrom the corresponding power pin on anothersection of the part.Check missing/illegal PCB Footprint property Check if the PCB footprint property on a part is missing or the property defined is illegal.Check Normal Convert view sync Check if the pin numbers on the normal view of a part are different from the pin numbers on the convert view.Check incorrectPin_Groupassignment Check if all pins in same pin group in a part are of the same type.Check high speed props syntax Check the syntax of the high speed properties of the nets in the design.Check missing pin numbers Check if any part on the design has missingpin numbers.Check device with zero pins Check if any part on the design has no pin on the part.Check power ground short Check if the type of power pin name inside a part isconnected to a net on the schematic with adifferent name.Check Name Prop consistency Check if the occurrences of a hierarchical block have the same "Name" property.ReportsUse this control...To do this...Report Visible unconnected power List the names of all visible unconnectedpins power pins.Report unused part packages List the names of any unused part packages. Report invalid packaging List any invalid packaging.Report identical part references List any identical part references.ERC Matrix tabUse thisTo do this...control...Matrix Set the rules used by the Design Rules Check when testing connections between pins, hierarchical blocks, andhierarchical ports.The pins, hierarchical ports, and off-page connectors arelisted in columns and rows in the table. A test is representedby the intersection of a row and column. Either theintersection of a row and column is empty, or it contains a"W" or an "E." An empty intersection represents a validconnection, a "W" is a warning, and an "E" represents an error.You can cycle through these three settings by pointing to anintersection and clicking the mouse button until the desiredsetting displays. You can also type W for warning, E for error,and N for an empty intersection. In addition to these keys,you can use the arrow keys to select other intersections. RestoreRestore the ERC matrix to its default values.defaults。