DRV591VFPG4中文资料

MIN 2 MAX UNIT 5.5 0.8 85 V V V Supply voltage, AVDD, PVDD High-level input voltage, VIH Low-level input voltage, VIL 2.8 FREQ, INT/EXT, SHUTDOWN, COSC FREQ, INT/EXT, SHUTDOWN, COSC Operating free-air temperature, TA –40 °C
元器件交易网

DRV591
SLOS389A – NOVEMBER 2001– REVISED MAY 2002
±3ĆA HIGHĆEFFICIENCY PWM POWER DRIVER
FEATURES D D D D D D D D D
±3-A Maximum Output Current Low Supply Voltage Operation: 2.8 V to 5.5 V High Efficiency Generates Less Heat Over-Current and Thermal Protection Fault Indicators for Over-Current, Thermal and Under-Voltage Conditions Two Selectable Switching Frequencies Internal or External Clock Sync PWM Scheme Optimized for EMI 9×9 mm PowerPAD Quad Flatpack
AVDD ROSC COSC AREF IN+ IN– FAULT1
AGND (Connect to PowerPAD)
To TEC or Laser Diode Anode
DC Control Voltage 1 kΩ 1 kΩ
FAULT0
Shutdown Control
SHUTDOWN
PVDD
PVDD
RECOMMENDED OPERATING CONDITIONS
ቤተ መጻሕፍቲ ባይዱ
PACKAGE DISSIPATION RATINGS
PACKAGE ΘJA(1) (°C/W) ΘJC (°C/W) TA = 25°C POWER RATING
VFP 29.4 1.2 4.1 W (1) This data was taken using 2 oz trace and copper pad that is soldered directly to a JEDEC standard 4-layer 3 in × 3 in PCB.
ÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑ ÑÑÑ ÑÑ ÑÑÑ ÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑ ÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑ ÑÑÑ ÑÑ ÑÑÑ ÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑ ÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑ ÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑ ÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑ ÑÑÑ Ñ ÑÑ ÑÑÑ Ñ ÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑÑ ÑÑÑ ÑÑ ÑÑÑ
PVDD
OUT–
OUT–
OUT–
FAULT1 FAULT0 1 µF
10 µH 10 µF
To TEC or Laser Diode Cathode
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.
Copyright 2002, Texas Instruments Incorporated
元器件交易网 DRV591
SLOS389A – NOVEMBER 2001– REVISED MAY 2002
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
2
元器件交易网

DRV591
SLOS389A – NOVEMBER 2001– REVISED MAY 2002
ELECTRICAL CHARACTERISTICS
over operating free-air temperature range unless otherwise noted PARAMETER |VOO| |IIH| |IIL| Vn VICM Av Output offset voltage (measured differentially) High-level input current Low-level input current Integrated output noise voltage Common mode voltage range Common-mode Closed-loop voltage gain Full power bandwidth VO Voltage output (measured differentially) rds(on) = 65 mΩ, VDD = 5 V rds(on) = 65 mΩ, VDD = 5 V High side VDD = 5 V, IO = 4 A, TA = 25°C Low side High side VDD = 3.3 V, IO = 4 A, TA = 25°C Maximum continuous current output Status flag output pins (FAULT0, FAULT1) Fault active (open drain output) External clock frequency range Iq Iq(SD) Quiescent current Quiescent current in shutdown mode Output resistance in shutdown Power-on threshold Power-off threshold Thermal trip point ZI Input impedance (IN+, IN–) FAULT0 active Sinking 200 µA For 500 kHz operation For 100 kHz operation VDD = 5 V, No load or filter VDD = 3.3 V, No load or filter VDD = 5 V, SHUTDOWN = 0.8 V SHUTDOWN = 0.8 V 225 45 2 2 0 2 1.7 1.6 130 100 2.8 2.6 250 50 6.2 4.6 0.1 Low side IO = ±1 A, IO = ±3 A, TEST CONDITIONS VI = VDD/2, VDD = 5.5V, VDD = 5.5V, f = <1 Hz to 10 kHz VDD = 5 V VDD = 3.3 V IO = 0 A VI = VDD VI = 0 V 40 1.2 1.2 2.1 2.34 60 4.87 4.61 25 25 25 25 60 65 80 90 3 0.1 275 55 12 8 50 95 95 140 140 3.8 2.1 2.6 MIN TYP 14 MAX 100 1 1 UNIT mV µA µA µV V V/V kHz V mΩ mΩ A V kHz mA µA kΩ V V °C kΩ
ORDERING INFORMATION
TA PowerPAD QUAD FLATPACK (VFP) DRV591VFP(1)
–40°C to 85°C (1) This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., DRV591VFPR).
VDD 10 µF 1 µF
APPLICATIONS D Thermoelectric Cooler (TEC) Driver D Laser Diode Biasing
OUT+
OUT+
FREQ
PVDD
PVDD
INT/EXT
PVDD
OUT+
1 µF 120 kΩ 220 pF 1 µF
10 µH OUT+ PGND PGND PGND PGND PGND PGND OUT– 10 µF