MSP430混合信号微控制器毕业论文中英文资料对照外文翻译文献
单片机外文翻译—基于MSP430F149单片机实现的步进电机通用控制器

Step of electric machine universal controller realizes which based on the MSP430F149 Single Chip Microcomputer.Abstract:With the infiltration in the social field of the computer in recent years, the application of the one-chip computer is moving towards deepening constantly, drive tradition is itmeasure crescent benefit to upgrade day to control at the same time. In measuring in real time andautomatically controlled one-chip computer application system, the one-chip computer often usesas a key part, only one-chip computer respect knowledge is not enough, should also follow thestructure of the concrete hardware , and direct against and use the software of target'scharacteristic to combine concretely, in order to do perfectly.This article mainly introduced realizes a step of machine universal controller based on the MSP430F149 monolithic integrated circuit. This controller may simultaneously control the multi-tablecloths machine according to the curve way movement, including adds and subtracts fast, the localization and the commutation function and so on. In the article discussed with emphasis step machine has risen to low the speed and the curve design proposal and its the realization method.1. a preface:based on the step of machine control system, except step machine generally also needs the special actuation power source, actuates the power source merely to complete the power actuation part, the user certainly cannot cause the entire control system according to prearrange, the expectation active status movement, must control to its actuation power source, the user needs to develop once more.In view of this, has designed a step of machine universal controller which realizes based on the MSP430F149 monolithic integrated circuit, may satisfy the majority controllingfield originally request. The controller main function is:(1) May control the multi- wraps step of machine actuation system; At present may simultaneously control 3 sets of systems.(2) work way is flexible, may according to the hypothesis curve movement, the curve most reach 8 sections; May according to the control signal movement which exterior examines; May according to the simulation adjustment test function movement;2. Systems designs2.1 systems structureThis controller has mainly realized thematic- tablecloths machine in the multistage curve operating control.2.2 microprocessors choiceThis design has selected MSP which Incorporation produces series monolithic integrated circuit MSP430F149.The goal is applies its rich connection resources and the formidable timer function, the MSP430F149 performance characteristic as follows:(1) 6 eight bit parallel connections; Definitely may realize this system all signals input, the output, does not need the hardware to expand, P1, the P2 eight bit parallel ports each mouth line all has the severance function, softly causes the keyboard, the hardware design to change is extremely simple.(2) 12 A/D switch ADC; Completes the simulation hypothesis function.(3) Formidable timer function; TIMER-A3, TIMER-B7 respectively be have3 and 7 captures/compares the register 16 timers, may satisfy the system speed the hypothesis and the curve fixed time request.(4)Liquid crystal actuation module;(5) In sets at 2KB RAM, 60KB FLASH;MSP430F149 provides the rich resources, the periphery hardware expands only must do thevery few work, not only designs changes extremely imply, and moreover this controller volume small, the reliability is high.2.3 steps of machine starting and add/decelerate the control planThe step of motive highest starting frequency (step frequency) generally is 0.1KHz arrives 3-4KHz, but the highest movement frequency may achieve N*102 KHz. Surpasses the highest starting frequency the frequency direct-on starting, will appear\" Falls out of step \" Phenomenon, even is unable to start.The more ideal starting curve should be according to the index rule starting. But the practical application to starts the section processing to be possible to use according to the fitting a straight Line method, namely \" Steps and ladders law \”. May according to two kind of situations processing, (1) known frequency press the frequency partition to start, the partition counts n=f/f q.(2) Unknown frequency, then to assigns according to the section. Uses \" Steps and ladders law \" Continuously raises the speed the speed which needs, then locking, according to pre-placed curve movement. Fitting the starting frequency, after each section of frequencies hand over the increase (to call steps and ladders frequency) △f=f/8, namely uses 8 sections of fitting. In the operating control process, (frequency) divides into the outset speed n minute achievement steps and ladders frequency, When 2.4 steps of machine commutation questions step of machine commutation, certainly must stop in the electrical machinery or fall commutates again to the frequency range in, in order to avoid has a bigger impact to damage the electrical machinery. The commutation signal certainly must last the CP pulse finish after the preceding direction as well as in front of the next direction first CP pulse sends out.2.4 steps of machine commutation questionsStep of machine commutation, certainly must stop in the electrical machinery or fall commutates again to the frequency range in, in order to avoid has a bigger impact to damage the electrical machinery. The commutation signal certainly must last the CP pulse finish after the preceding direction as well as in front of the next direction first CP pulse sent out in some highspeed under, the reverse cut essence has contained -> the commutation -> three processes2.5 speeds and the timer starting value transformationThis system speed control is the dependence fixed time produces; the hypothesis speed which the CP pulse completes with has the CP pulse timer starting value to have the certain relations. The MSP430F149 timer work way has many kinds of, this design timer work under continual way. In the continual pattern, the timer starts from its current value to count, after counts to 0FFFFH from \" 0\" Starts redo count. Under this way, compares the timer current value and comparison register CCRX, if equal has the severance, and May the time which has the next event add to in this interrupt service is on comparison register CCRX.Fixed time the starting value = must fixed time the value/count the cycle; Often assigns regarding the step of machine its speed value by the frequency form, such as movement under 20KHZ, therefore the previous type may transform is: Fixed time the starting value = counts the frequency/speed value. (Counts frequency for system clock frequency)3. ConcludingRemark this controller may realize step machine under the multistage hypothesis curve operating control, has the hardware simply, the reliable high characteristic, has used in on the electric wire production line platoon line control section it, has obtained the satisfying effect. This topic funds the project for the north industry big school scientific research foundation.译文译文基于MSP430F149单片机实现的步进电机通用控制器。
单片机外文文献翻译--基于MSP430的FSK调制解调

中文翻译材料英文题目FSK Modulation and Demodulation With the MSP430 Microcotroller中文题目基于MSP430的FSK调制解调学院:计算机科学与技术学院专业:通信工程学生姓名:指导教师:二O一三年六月IMPORTANT NOTICETexas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinueany product or service without notice, and advise customers to obtain the latest version of relevant informationto verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extentTI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PR OPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER’S RISK.In order to minimize risks associated with the customer’s applications, adequate design and operatingsafeguards must be provided by the customer to minimize inherent or procedural hazards.TI assumes no liability for applications assistance or customer product design. TI does not warrant or representthat any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI’s publication of information regarding any thirdparty’s products or services does not constitute TI’s approval, warranty or endorsement thereof.Copyright 1998, Texas Instruments IncorporatedContents1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . (1)2 Demodulation Theory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2.1 Choosing the Sampling Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2.2 Front End Processing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2.3 FSK Demodulation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2.4 Bit Synchronization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3 Modulation Theory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3.1 Choosing the Sampling Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3.2 Constructing the Look Up Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3.3 FSK Modulation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2 2 2 2 3 4 4 4 44 Data Conversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . (5)4.1 A/D Conversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . (5)4.2 D/A Conversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . (5)5 Power Consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . (6)6 Exercising the Software . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . (7)6.1 FSK Receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . (7)6.2 FSK Transmitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . (7)7 Example Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . (8)7.1 Using the MSP430C325 as Main Processor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . (8)7.2 Example Telephone Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . (8)8 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . (10)9 References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . (11)FSK Modulation and Demodulation With the MSP430 MicrocontrolleriFSK Modulation and Demodulation With the MSP430MicrocontrollerABSTRACTThis application report describes a software program for performing V.23 FSK modemtransceiver functions using an MSP430 microcontroller. It makes use of novel filterarchitecture to perform DSP functions on a processor with only shift and add capabilities.1 IntroductionMany measurement applications (for example, electric and gas meters) requirea way to communicate electronically with a central office so that measured datacan be reported back to the central office and new tariffs can be set in the remotesite. Telephony provides a convenient means of data communication.Frequency shift keying (FSK) and dual tone multi frequency (DTMF) are twopopular methods of representing binary data over telephone circuits. Thisapplication report describes a V.23-compliant FSK transceiver software module.Integrating the measurement and communication functions onto the same chipyields cost as well as power-saving benefits. Using the MSP430, a high MIPs ultralow power microprocessor, allows power to be drawn from the telephone line insome cases.This report describes the mathematical formulas for FSK signal transmission anddetection. A list of the software modules is included with a reference schematicfor telephone interface and low cost A/D converter. The schematic is only areference, since the precise implementation can vary from country to country.1Demodulation Theory2 Demodulation TheoryA quadrature demodulator provides the FSK demodulation. In this type ofdemodulation, the signal and its delayed version are multiplied together and then low-pass filtered. If the delay, T, is set such that Wcarrier ⋅ T = /2, then thelow-pass filter result is proportional to the frequency deviation from the carrier and therefore represents the bit value sent.If wWcarrierwhere w = 2π ⋅ f : + " Wdelta and T+ Wcarrier +p 2 ³2.1 cos[wt].cos[w(t –T)]coswT coswTsin[" Wdelta] + ) cos(2wt –wT) ³ Low Pass Filter +" sin[Wdelta]_ Choosing the Sampling RateThe sampling is chosen to be Fcarrier4 for the purpose of obtaining thedelayed sample without computational overhead. For V.23, the F carrierfrequency is 1700 Hz and therefore the sampling rate becomes 6800 Hz. Using a 32768-Hz crystal yields 6793.3 Hz, which is 0.1% out. The sampling frequency is set by the 8-bit interval timer. Because this timer is limited to 256 counts, the interrupt rated is set to twice the sampling rate and the processing is divided into two halves with signal sampling performed every other interrupt.2.2 Front End ProcessingMost A/D converters, including the successive approximation A/D converter in the MSP430C325, need a dc bias; this yields an unsigned integer sample with an offset. Before this sample can be processed further, it needs to go through an unbias filter to take out the dc bias and turn the sample into a signed integer value. This unbias filtering also gives 30 dB or so of rejection for main frequencies.2.3 FSK DemodulationThe signed integer sample and its delayed version are multiplied together; in this application, an 8×8 signed multiplication loop is used.The product, made up of two frequency elements, is low-pass filtered to remove the double frequency element. The remainder is a signed integer valuerepresenting the original bit value transmitted.The low-pass filter uses the digital wave filtering technique. This technique gives stable characteristics with very good coefficient tolerance. All multiplication is done through shifts and adds with the number of shift/add operations minimized through rounding off the coefficients. Because the filter has good coefficienttolerance, this rounding off does not affect the filter performance. The Butterworth filter used here gives approximately 40-dB attenuation in the stop band with 1-dB pass and ripple.2SLAA037Demodulation Theory2.4Bit SynchronizationThe bit values coming out from demodulation need to be determined andsynchronized to produce the incoming data bit stream. This process is alsoknown as bit slicing and clock recovery. Because the sampling rate at 6800 is notan integer multiple of the data rate (baud rate) at 1200, an additional step isneeded to consolidate between the two rates. This is done through a count-downcounter with a sequence of preload value (5,6,5). Every 17 samples, the samplingrate and the data baud rate are resynchronized. Bit synchronization or clockrecovery is done by monitoring bit value transitions. Lead or lag information isthen obtained and the count-down counter is adjusted accordingly. Because ofthe difference between the sampling clock and the data clock, the data bit is neversampled at the middle of the baud period; instead a –5% to 13% variation isintroduced. However, this should not have any adverse effect on the accuracy ofthe system, as it has been verified experimentally.3FSK Modulation and Demodulation With the MSP430 MicrocontrollerModulation Theory3 Modulation TheoryFSK modulation involves alternating the value of a delta frequency from a carrierfrequency according to the value of the bit to be represented. For V.23, a bit valueof 0 = 400 Hz and a bit value of 1 = –400 Hz.FSK signal + Amplitudecos[t| 2p(Fcarrier" Fdelta)]The sinusoidal signal is generated through a lookup table which contains cosine values from 0 to 2π. A parameter called PHASER (16 bit) represents the current angle: 0=0 degree, 8000 hex = 180 degree 10000 hex = 360 degree. With each sample, this angle is advanced by another parameter DELTA (16 bit) which determines the frequency of the signal (larger DELTA value = higher frequency). Frequency modulation is realized by changing the DELTA value according to the bit value to be transmitted at each baud period, according to the following formula:DELTA + Fdesired Fsampling65536.The advantage of this method over a digital oscillator method is that this methodpreserves the phase relationship even when the frequency is shifted from sampleto sample.3.1Choosing the Sampling RateThe 8-bit interval timer sets the sampling rate to 19200 samples/s. This rate issubdividable into the data baud rate of 1200. Also, it is sufficiently high to makethe D/A process simpler.3.2Constructing the Look Up TableTo save ROM space, only the first quadrant (0 to 127 degrees) in Q7 format iscoded. This is done by dividing the first quadrant (90 degrees) into 128 steps ofapproximately 0.7 degrees each. The remaining three quadrants can be workedout from this first quadrant table using additional computation.3.3FSK ModulationThe parameter PHASER is advanced by the amount DELTA at every interrupt.The first 9 bits of the PHASER is used to look up the cosine value. For the cosinefunction, the third and fourth quadrant are the same as the second and firstquadrant, and so only the absolute value of the first 9 bits of PHASER is used.Next, all second quadrant values are derived from the first quadrant ROM table.The 8-bit result value is stored onto P0.OUT.Every 16 interrupts, the parameter DELTA is updated with the next frequency bylooking at the next bit to be transmitted.4SLAA037Data Conversion 4 Data ConversionThis section describes the required digital-to-analog (D/A) and analog-to-digital(A/D) data conversions.4.1A/D ConversionThe most straightforward way to digitize the incoming FSK signal is to use the12-bit mode of the internal 14-bit A/D converter of the MSP430C325. However,not all of the 12 bits are needed to achieve good dynamic range for the FSKdemodulation. Simulation results indicate that an 8-bit A/D stage gives gooddynamic range up to 25 dB using internal AGC software. With an additionalexternal AGC stage, the dynamic range can be further widened. As economicalmeans of building 8-bit single slope A/D exists, this extends the application of thismodule to the rest of the MSP430 family. The application software included hereuses a single slope A/D (universal timer with external comparator) for thedemodulator. This makes the software universally applicable for the whole family.4.2D/A ConversionA 6-bit external R–2R ladder is used to construct the D/A converter. Because thecarrier frequency of 19200 Hz is nine times the highest frequency of the FSK of2100 Hz, the post filtering stage should be relatively simple. In the applicationcircuit, a single capacitor forms a single pole low pass filter but more poles canbe realized using additional passive networks.5FSK Modulation and Demodulation With the MSP430 MicrocontrollerPower Consumption5 Power ConsumptionThe FSK concept is designed with low power in mind. The FSK demodulatortakes less than 2 MIPs. With a low power op-amp as a front-end, total powerconsumption of less that 1.5 mA should be achievable. Thus, it is possible thatthe power can be derived entirely from the telephone line. A schematic is includedfor a suggested telephone line interface. The precise configuration may vary fromcountry to country.SLAA0376Exercising the Software 6 Exercising the SoftwareThis section describes operation of the software.6.1FSK ReceiverThe FSK signal is derived from the telecom interface circuit. This signal shouldhave a dc bias of 1.2 V and a peak-to-peak level of 400 mV. The software decodesthis FSK signal and produces three outputs which lets the user monitor thedemodulated data.TP.3. This is the clock signal recovered from the input FSK.TP.5. This is the data recovered from the input FSK; data is latched out everyrising edge of TP.3.P0.2–P0.7. These six bits output the low pass filtered result. With an externalR–2R ladder this becomes very useful in monitoring the analogue FSKdemodulator output level. It is hard limited to 8 bits with the MSB 6 bits loadedto port P06.2FSK TransmitterThe transmitter software outputs an FSK signal according to the BIT MAP datadefined in TX_DATA_TABLE. The bitmap pattern starts with a preamble followedby a long MARK period. Then the actual data is transmitted. This table uses a zeroword as an end marker, and the software restarts the whole data sequence uponreaching a zero value in the bit map data.7FSK Modulation and Demodulation With the MSP430 MicrocontrollerExample Circuits7 Example CircuitsThis section shows and describes example circuits.7.1Using the MSP430C325 as Main ProcessorFigure 1 shows an example circuit using the MSP430C325 as the mainprocessor. The circuit is tested with 400 mV peak-to-peak FSK input. To obtainthe same results, Rx needs to be biased at 1.2 V with a 400 mV peak-to-peak FSKsignal superimposed.VSSR1 R2PO.2PO.3PO.4PO.5PO.6PO.7MSP430E325TP.5TP.1 TP.4 CIN TP.3RX_CLKLine InterfaceRXTXHook 14066AC13VCC1N414833 kΩVoltage RampPNPSample_HoldNPN 1 nF 6_ 5+B 2RX_DATA7Figure 1. Main Processor and A/D Converter7.2Example Telephone InterfaceFigure 2 shows an example telephone interface, and Table 1 lists FSK transceiverperformance data.8SLAA037Example Circuits 20 kΩ1 ∝Φ+ 1 kΩ1 kΩVREF(1.5 V)TLC22796_5+33 kΩ20 kΩ20 kΩ20 kΩ10 kΩ9_10+Telephone LineAB33 nF500 &6–8 V ZenersTuning ForMinimum Side Tone6–8 V ZenersTX7DC TelephoneIsolationTransformer8150 kΩ400 mV pk–pkRX 1 ∝Φ+–+131233 kΩ33 kΩ680Hook150 kΩ14This is a reference circuit only and may not be applicable under some circumstances.Figure 2. Telephone InterfaceTable 1. FSK Transceiver PerformanceRAM (BYTES)FSK Receiver FSK Transmitter1812ROM (BYTES)512400MIPS (APPROX.)21.4FSK Modulation and Demodulation With the MSP430 Microcontroller9Summary8 SummaryFSK transceivers are normally realized by either analog means or by the use ofDSPs with hardware MAC units. Using an MSP430 RISC processor without ahardware MAC to achieve the transceiver function is a very unusual approach.The ability to create filters using digital wave filtering techniques, together with theorthogonal instruction set and the 16 bit architecture of the MSP430, makes thecode very ROM and MIPs efficient. Moreover, the ultra low power capability of theMSP430 means that power can readily be derived from the phone line. This leadsto component-efficient designs. The author has conducted other tests toconclude that, with some enhancements, the FSK receiver can work with an 8-bitA/D converter with enough sensitivity. Therefore the FSK transceiver can beimplemented economically across the whole MSP430 family.SLAA03710References9 References1. Texas Instruments: MSP430 Family, Architecture User’s Guide and ModuleLibrary.2. Texas Instruments Digital Signal Processing Application with the TMS320Family Volume 2.3. Gaszi, L: Explicit Formulas for Lattice Wave Digital Filters; IEEE Trans. OnCircuits and Systems VOL. CAS-32, NO. 1, January 198511FSK Modulation and Demodulation With the MSP430 Microcontroller基于MSP430的FSK调制解调——应用报告声明德州仪器(TI)及其附属公司(TI)保留改进产品或停止任何服务的权力,并且不再另行通知,建议客户获核实最新版本或相关信息,在下订单前,该信息是当前最有效和完整的。
The Study of Intelligent Smart Car Based on msp430(中文翻译)

外文翻译题目基于MSP430的智能小车研究The Study of Intelligent Smart Car based onMSP430姓名学号专业计算机科学与技术学制四年指导教师职称/学位讲师/硕士中国·武汉二○一七年一月基于MSP430的智能小车研究原文来源:Jing Jing Chen, Qing Xie Chen, Yi Biao Fan. The Study of Intelligent Smart Car Based on msp430[J]. Advanced Materials Research, 2014: 901-904关键字传感器;微控制器;道路检测;摘要本文提出了一种基于msp430 MCU智能智能汽车的设计方法,该方法采用自动控制理论,检测技术,和主控芯片接收固定在汽车和轮胎前面的传感器所收集和传输的信号,然后控制电机的运转,使汽车向前移动或改变方向,即无人驾驶操作系统。
本文介绍了智能汽车系统的硬件和软件设计。
测试表明,智能汽车的运行情况与预期的一样。
同样,该设计可应用于自动停车系统和制造商运输。
1 引言随着计算机技术、信息技术和人工智能技术的快速发展,智能车辆的使用越来越普及。
与传统汽车相比,智能车在安全性、机动性、适用性等方面性能更佳。
同时,科技和生产力的发展也使智能车在危险领域扮演重要的角色,比如排爆和工厂物料运输。
因此,智能车的研究也发展成为热门。
本文重点介绍了作为核心控制单元的MSP430单片机,通过处理由外部传感器发回的数据,实现循迹、避障等功能。
2 总体方案设计智能小车采用TI公司的MSP430单片机作为唯一的核心控制单元。
该系列MCU具有功耗低,功能强大,接口丰富的优点。
由单片机设计的智能小车具有节能、抗干扰能力强的优点,并能在恶劣的环境中长期工作。
智能小车系统由电源模块、电机驱动模块、道路检测模块、距离计算模块组成。
电源模块采用灵活便捷的单电源方式,为所有模块供电。
基于MSP430F149单片机毕业论中英文对照资料外文翻译文献

毕业设计外文资料翻译基于MSP430F149单片机的最小系统设计及其应用摘要:单片机最小系统,或称为最小应用系统,是指用最少的元件组成的单片机可以工作的系统。
对于MSP430系列单片机来说,最小系统一般包括:单片机,电源模块,晶振模块,复位电路模块,JTAG接口电路。
本文介绍了MSP430F149单片机的特点及基于MSP430F149单片机的最小系统设计及其应用,并介绍了各模块的组成及功能。
包括数码管显示模块,LED灯显示模块,LCD液晶显示模块,8位独立键盘等电路模块及扩展应用。
该最小系统可进行在线下载,仿真和调试,经实验证明原理正确可靠,可以广泛应用于教学,科研和电子设计领域。
通过加载相应模块可以制作成实用的产品,具有很大的实用性。
关键词MSP430;最小系统;电路设计;仿真;调试随着现代电子技术和计算机技术的飞速发展,单片机技术已经渗透到人类生活的各个方面,在自动化装置、智能化仪器仪表、过程控制和家用电器等许多领域得到日益广泛的应用, 单片机家族也越来越庞大,品种越来越多,且在技术上各有特色, 美国德州仪器公司(TI公司)新推出的MSP430F149单片机功耗低, 功能强大, 为广大硬件设计师所青睐。
单片机芯片配以必要的外部器件,一般包括电源供入及电源开关、复位电路、晶振、输入输出电路等就能构成最小系统,结构简单。
MSP430F149芯片有60KB+256字节FLASH,2KBRAM,包括基本时钟模块、看门狗定时器、带3个捕获/比较寄存器和PWM输出的16位定时器、带7个捕获/比较寄存器和PWM输出的16位定时器、2个具有中断功能的8位并行端口、4个8位并行端口、模拟比较器、12位A/D转换器、2个串行通信接口等模块。
MSP430F149芯片具有如下特点: (1)功耗低:电压2.2V、时钟频率1MHz时,活动模式芯片电流为200μA,关闭模式时电流仅为0.1A;(2)高效16位RISC-CPU,27条指令,8MHz时钟频率时,指令周期时间为125ns,绝大多数指令在一个时钟周期完成;(3)低电压供电、宽工作电压范围:1.8~3.6V;(4)灵活的时钟系统:两个外部时钟和一个内部时钟;(5)低时钟频率可实现高速通信;(6)具有串行在线编程能力;(7)强大的中断功能;(8)唤醒时间短,从低功耗模式下唤醒仅需6μs;(9)ESD保护,抗干扰力强;(10)运行环境温度范围为-40~+85℃,适合于工业环境。
毕业设计 MSP430混合信号微控制器 外文文献及翻译

本科毕业设计外文文献及译文文献、资料题目:MPS430 Mixed Signal Microcontroller 文献、资料来源:期刊(著作、网络等)文献、资料发表(出版)日期:2005.3.25学院:信息与电气工程学院专业:通信工程班级:通信姓名:学号:2006081060指导教师:翻译日期:2010.4.8外文文献:MSP430 MIXED SIGNAL MICROCONTROLLER _ Low Supply-Voltage Range, 1.8 V . . . 3.6 V_ Ultralow-Power Consumption:− Active Mode: 330μA at 1 MHz, 2.2 V− Standby Mode: 1.1μA− Off Mode (RAM Retention): 0.1μA_ Five Power-Saving Modes_ Wake-Up From Standby Mode in less than 6μs_ 16-Bit RISC Architecture, 125-ns Instruction Cycle Time_ Three-Channel Internal DMA_ 12-Bit A/D Converter With InternalReference, Sample-and-Hold and Autoscan Feature_ Dual 12-Bit D/A Converters With Synchronization_ 16-Bit Timer_A With Three Capture/Compare Registers_ 16-Bit Timer_B With Three or Seven Capture/Compare-With-Shadow Registers _ On-Chip Comparator_ Serial Communication Interface (USART0), Functions as Asynchronous UART or Synchronous SPI or I2CTM Interface_ Serial Communication Interface (USART1), Functions as Asynchronous UART or Synchronous SPI Interface_ Supply Voltage Supervisor/Monitor With Programmable Level Detection_ Brownout Detector_ Bootstrap Loader_ Serial Onboard Programming, No External Programming Voltage Needed Programmable Code Protection by SecurityFuse_ Family Members Include:− MSP430F155:16KB+256B Flash Memory512B RAM− MSP430F156:24KB+256B Flash Memory1KB RAM− MSP430F157:32KB+256B Flash Memory,1KB RAM− MSP430F167:32KB+256B Flash Memory,1KB RAM− MSP430F168:48KB+256B Flash Memory,2KB RAM− MSP430F169:60KB+256B Flash Memory,2KB RAM− MSP430F1610:32KB+256B Flash Memory5KB RAM− MSP430F1611:48KB+256B Flash Memory10KB RAM− MSP430F1612:55KB+256B Flash Memory5KB RAM_ Available in 64-Pin Quad Flat Pack (QFP) and 64-pin QFN (see Available Options) _ For Complete Module Descriptions, See the MSP430x1xx Family User’s Guide, Literature Number SLAU049descriptionThe Texas Instruments MSP430 family of ultralow power microcontrollers consist of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low power modes is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that attribute to maximum code efficiency.The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 6μs.The MSP430x15x/16x/161x series are microcontroller configurations with two built-in 16-bit timers, a fast 12-bitA/D converter, dual 12-bit D/A converter, one or two universal serial synchronous/asynchronous communication interfaces (USART), I2C, DMA, and 48 I/O pins. In addition, the MSP430x161x series offersextended RAM addressing for memory-intensive applications and large C-stack requirements. Typical applications include sensor systems, industrial control applications, hand-held meters, etc.MSP430F169 MIXED SIGNAL MICROCONTROLLERshort-form descriptionCPUThe MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator respectively. The remaining registers are general-purpose registers. Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.instruction setThe instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data.operating modesThe MSP430 has one active mode and five software selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request and restore back to the low-power mode on return from the interrupt program.The following six operating modes can be configured by software:_ Active mode AM;− All clocks are active_ Low-power mode 0 (LPM0);− CPU is disabledACLK and SMCLK remain active. MCLK is disabled_ Low-power mode 1 (LPM1);− CPU is disabledACLK and SMCLK remain active. MCLK is disabledDCO’s dc-generator is disabled if DCO not used in active mode_ Low-power mode 2 (LPM2);− CPU is disabledMCLK and SMCLK are disabledDCO’s dc-generator remains enabledACLK remains active_ Low-power mode 3 (LPM3);− CPU is disabledMCLK and SMCLK are disabledDCO’s dc-generator is disabledACLK remains active_ Low-power mode 4 (LPM4);− CPU is disabledACLK is disabledMCLK and SMCLK are disabledDCO’s dc-generator is disabledCrystal oscillator is stoppedinterrupt vector addressesThe interrupt vectors and the power-up starting address are located in the address range 0FFFFh − 0FFE0h.The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence special function registersMost interrupt and module-enable bits are collected in the lowest address space. Special-function register bits not allocated to a functional purpose are not physically present in the device. This arrangement provides simple software access.interrupt enable 1 and 2WDTIE: Watchdog timer interrupt enable. Inactive if watchdog mode is selected.Active if watchdog timer is configured as general-purpose timer.OFIE: Oscillator-fault-interrupt enableNMIIE: Nonmaskable-interrupt enableACCVIE: Flash memory access violation interrupt enableURXIE0: USART0: UART and SPI receive-interrupt enableUTXIE0: USART0: UART and SPI transmit-interrupt enableURXIE1 : USART1: UART and SPI receive-interrupt enableUTXIE1 : USART1: UART and SPI transmit-interrupt enableURXIE1 and UTXIE1 are not present in MSP430x15x devices.interrupt flag register 1 and 2WDTIFG: Set on watchdog-timer overflow (in watchdog mode) or security key violation Reset on VCC power-on, or a reset condition at the RST/NMI pin in reset mode OFIFG: Flag set on oscillator faultNMIIFG: Set via RST/NMI pinURXIFG0: USART0: UART and SPI receive flagUTXIFG0: USART0: UART and SPI transmit flagURXIFG1 : USART1: UART and SPI receive flagUTXIFG1 : USART1: UART and SPI transmit flagmodule enable registers 1 and 2URXE0: USART0: UART mode receive enableUTXE0: USART0: UART mode transmit enableUSPIE0: USART0: SPI mode transmit and receive enableURXE1 : USART1: UART mode receive enableUTXE1 : USART1: UART mode transmit enableUSPIE1 : USART1: SPI mode transmit and receive enableURXE1, UTXE1, and USPIE1 are not present in MSP430x15x devices.flash memoryThe flash memory can be programmed via the JTAG port, the bootstrap loader, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:_ Flash memory has n segments of main memory and two segments of information memory (A and B) of 128 bytes each. Each segment in main memory is 512 bytes in size._ Segments 0 to n may be erased in one step, or each segment may be individually erased._ Segments A and B can be erased individually, or as a group with segments 0−n. Segments A and B are also called information memory._ New devices may have some bytes programmed in the information memory (needed for test during manufacturing). The user should perform an erase of the information memory prior to the first use.peripheralsPeripherals are connected to the CPU through data, address, and control busses and can be handled using all instructions. For complete module descriptions, see the MSP430x1xx Family Use r’s Guide, literature number SLAU049.DMA controllerThe DMA controller allows movement of data from one memory address to another without CPU intervention.For example, the DMA controller can be used to move data from the ADC12 conversion memory to RAM. Using the DMA controller can increase the throughput of peripheral modules. The DMA controller reduces system power consumption by allowing the CPU to remain in sleep mode without having to awaken to move data to or from a peripheral.oscillator and system clockThe clock system in the MSP430x15x and MSP430x16x(x) family of devices is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal digitally-controlled oscillator (DCO) and a high frequency crystal oscillator. The basic clock module is designed to meet the requirements of both low system cost and low-power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 6 s. The basic clock module provides the following clock signals:_ Auxiliary clock (ACLK), sourced from a 32768-Hz watch crystal or a high frequency crystal. _ Main clock (MCLK), the system clock used by the CPU._ Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules. brownout, supply voltage supervisorThe brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off. The supply voltage supervisor (SVS) circuitry detects if the supply voltage drops below a user selectable level and supports both supply voltage supervision (the device is automatically reset) and supply voltage monitoring (SVM, the device is not automatically reset). The CPU begins code execution after the brownout circuit releases the device reset. However, VCC may not have ramped to VCC(min) at that time. The user must insure the default DCO settings are not changed until VCC reaches VCC(min). If desired, the SVS circuit can be used to determine when VCC reaches VCC(min).digital I/OThere are six 8-bit I/O ports implemented—ports P1 through P6:_ All individual I/O bits are independently programmable._ Any combination of input, output, and interrupt conditions is possible._ Edge-selectable interrupt input capability for all the eight bits of ports P1 and P2._ Read/write access to port-control registers is supported by all instructions.watchdog timerThe primary function of the watchdog timer (WDT) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.hardware multiplier (MSP430x16x/161x Only)The multiplication operation is supported by a dedicated peripheral module. The module performs 16_16, 16_8, 8_16, and 8_8 bit operations. The module is capable of supporting signed and unsigned multiplication as well as signed and unsigned multiply and accumulate operations. The result of an operation can be accessed immediately after the operands have been loaded into the peripheral registers. No additional clock cycles are required.peripheralsPeripherals are connected to the CPU through data, address, and control busses and can be handled using all instructions. For complete module descriptions, see the MSP430x1xx Family User’s Guide, literature number SLAU049.DMA controllerThe DMA controller allows movement of data from one memory address to another without CPU intervention.For example, the DMA controller can be used to move data from the ADC12 conversion memory to RAM. Using the DMA controller can increase the throughput of peripheral modules. The DMA controller reduces system power consumption by allowing the CPU to remain in sleep mode without having to awaken to move data to or from a peripheral.oscillator and system clockThe clock system in the MSP430x15x and MSP430x16x(x) family of devices is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal digitally-controlled oscillator (DCO) and a high frequency crystal oscillator. The basic clock module is designed to meet the requirements of both low system cost and low-power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than6μs. The basic clock module provides the following clock signals:_ Auxiliary clock (ACLK), sourced from a 32768-Hz watch crystal or a high frequency crystal. _ Main clock (MCLK), the system clock used by the CPU._ Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules. brownout, supply voltage supervisorThe brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off. The supply voltage supervisor (SVS) circuitry detects if the supply voltage drops below a user selectable level and supports both supply voltage supervision(the device is automatically reset) and supply voltage monitoring (SVM, the device is not automatically reset).The CPU begins code execution after the brownout circuit releases the device reset. However, VCC may not have ramped to VCC(min) at that time. The user must insure the default DCO settings are not changed until VCC reaches VCC(min). If desired, the SVS circuit can be used to determine when VCC reaches VCC(min).digital I/OThere are six 8-bit I/O ports implemented—ports P1 through P6:_ All individual I/O bits are independently programmable._ Any combination of input, output, and interrupt conditions is possible._ Edge-selectable interrupt input capability for all the eight bits of ports P1 and P2._ Read/write access to port-control registers is supported by all instructions.watchdog timerThe primary function of the watchdog timer (WDT) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.hardware multiplier (MSP430x16x/161x Only)The multiplication operation is supported by a dedicated peripheral module. The module performs 16_16, 16_8, 8_16, and 8_8 bit operations. The module is capable of supporting signed and unsigned multiplication as well as signed and unsigned multiply and accumulate operations. The result of an operation can be accessed immediately after the operands have been loaded into the peripheral registers. No additional clock cycles arerequired.USART0The MSP430x15x and the MSP430x16x(x) have one hardware universalsynchronous/asynchronous receive transmit (USART0) peripheral module that is used for serial data communication. The USART supports synchronous SPI (3 or 4 pin), asynchronous UART and I2C communication protocols using double-buffered transmit and receive channels.The I2C support is compliant with the Philips I2C specification version 2.1 and supports standardmode (up to 100 kbps) and fast mode (up to 400 kbps). In addition, 7-bit and 10-bit device addressing modes are supported, as well as master and slave modes. The USART0 also supports 16-bit-wide I2C data transfers and has two dedicated DMA channels to maximize bus throughput. Extensive interrupt capability is also given in the I2C mode.USART1 (MSP430x16x/161x Only)The MSP430x16x(x) devices have a second hardware universal synchronous/asynchronous receive transmit (USART1) peripheral module that is used for serial data communication. The USART supports synchronous SPI (3 or 4 pin) and asynchronous UART communication protocols, using double-buffered transmit and receive channels. With the exception of I2C support, operation of USART1 is identical to USART0.timer_A3Timer_A3 is a 16-bit timer/counter with three capture/compare registers. Timer_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer_A3 also has extensive interrupt capabilities.Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.timer_B3 (MSP430x15x Only)Timer_B3 is a 16-bit timer/counter with three capture/compare registers. Timer_B3 can support multiple capture/compares, PWM outputs, and interval timing. Timer_B3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.timer_B7 (MSP430x16x/161x Only)Timer_B7 is a 16-bit timer/counter with seven capture/compare registers. Timer_B7 can support multiple capture/compares, PWM outputs, and interval timing. Timer_B7 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.comparator_AThe primary function of the comparator_A module is to support precision slopeanalog−to−digital conversions, battery−voltage supervision, and monitoring of external analog signals.ADC12The ADC12 module supports fast, 12-bit analog-to-digital conversions. The module implements a 12-bit SAR core, sample select control, reference generator and a 16 wordconversion-and-control buffer. The conversion-and-control buffer allows up to 16 independent ADC samples to be converted and stored without any CPU intervention.DAC12The DAC12 module is a 12-bit, R-ladder, voltage output DAC. The DAC12 may be used in 8- or 12-bit mode, and may be used in conjunction with the DMA controller. When multiple DAC12 modules are present, they may be grouped together for synchronous operation.中文译文:MSP430混合信号微控制器●低供电电压范围:1.8V…3.6V●超低功耗:-活动模式:1MHz,2.2V 时为280μA-等待模式:1.6μA-关闭模式(RAM 保持):0.1μA●五种省电模式●6μS 内从等待状态唤醒●16 位精简指令结构,125 纳秒指令时间周期●三个内部DMA 通道●具有内部参考电平、采样保持和自动扫描特性的12 位A/D 转换器●同步的双12 位D/A 转换器●带有三个捕捉/比较寄存器的16 位定时器A●带有三个或七个捕捉/比较影子寄存器的16 位定时器B●片内集成比较器●串行通讯接口(USART1),具有异步UART 或者同步SPI 接口的功能●串行通讯接口(USART0),具有异步UART 或者同步SPI 或者I2C 接口●具有可编程电平检测的供电电压管理器/监视器●欠电压检测器●串行在线编程,无需外部编程电压,可编程的安全熔丝代码保护●Bootstrap Loader●器件系列包括:-MSP430F155:16KB+256B flash 存储器512B RAM-MSP430F156:24KB+256B flash 存储器1KB RAM-MSP430F157:32KB+256B flash 存储器1KB RAM-MSP430F167:32KB+256B flash 存储器1KB RAM-MSP430F168:48KB+256B flash 存储器2KB RAM-MSP430F169:60KB+256B flash 存储器2KB RAM-MSP430F1610:32KB+256B flash 存储器5KB RAM-MSP430F161148KB+256B flash 存储器;10KB RAM●64 引脚Quad Flat Pack(QFP)封装●要获得完整的模块描述参见MSP430x1xx 系列用户手册,文献号SLAU049说明德州仪器公司的MSP430 系列超低功耗微控制器,由针对各种不同应用目标具有不同外围设备的芯片系列组成。
基于MSP430单片机的液位测量仪设计毕业论文外文翻译

基于MSP430单片机的液位测量仪设计摘要:本文介绍了基于MSP430系列单片机的液位测量仪的组成、原理、硬件及软件设计,并介绍了多路复用测量和控制仪器对页面测量和控制。
该系统由压力传感器、信号处理电路、电磁阀、输出驱动电路、汉字液晶显示器、键盘、光报警电路和MSP430MCU 组成,实现了液位自动监测和自动报警功能。
关键词:液位测量;主从通信;MSP430SCM ;V/F 转换器中国图书分类:TP273 文献标示码:B1. 前言测量和控制仪表的液位表属于智能仪表,是20世纪70年代开发成功的。
这是一个智能的可综合测量和可控制相结合的产品,可在许多工业领域用于测量各种介质的液位。
例如:石化、冶金、电工、电力、制药、环保产业。
该仪器可以测量液位,并计算出它的重量,所以它可以用来测量、控制液体静态、动态地品种,还有全球报警功能。
2. 系统设计2.1 液位传感器的选择有各种各样的传感器可以用于液位测量,例如:压力传感器、超声波传感器、浮动式传感器等。
系统设计不仅需要实现测量液位的功能,还要探测出液体的重量。
在实验中,检测液体的重量P 是直接通过计算获得,这是ρ⨯⨯=S H P (H 为液体公分,S 是圆的面积, ρ是液体密度)。
因此,用1厘米的液体测量构造系统来进步测量液位重量的测量精度。
此外,我们认为,压力传感器接口电路比超声波传感器容易,所以我们决定采用压力传感器。
2.2 MSP430系列单片机低功耗16位的MSP430单片机,具有典型特征的SOC ,是大量的外围集成设备。
特别是微调波特率内部集成器件,它可以使任何单片机晶体振荡器工作在32768Hz 以上(但不超出晶体振荡器上限),其通信频率的选择没有小数限制,也就是说,它可以使用答应频带率范围内的晶体振荡器工作在任何的频率值。
此外,MSP430单片机内部集成有温度传感器,因此它可以很方便的实现对压力传感器测量液位的温度补偿。
此外,MSP430系列单片机针对不同的模块有不同的应用和微控制器,还设计了电池供电,它可以工作很长时间。
外文翻译--用于FIR滤波器的MSP430有效代码综合

用于FIR滤波器的MSP430有效代码综合摘要利用MSP430高效的乘法器可以很容易的实现数字滤波。
[1]这个工具附带的文件可以自动的将FIR滤波器系数转化成MSP430的汇编代码,而这个代码可以被用到任何的应用程序中。
Horner算法和CSD格式用来实现高效的乘法操作。
在MSP430上的滤波器的性能通过对穿过所有频率的评价来表现出来。
MSP430上的滤波器的性能在CPU的周期,代码的大小,低通、高通、带通、带阻滤波器和陷波滤波器的频率响应等方面的表现在附录A 中。
在附录C中,这篇应用报告介绍如何比较超功低耗单片机。
它讨论了在现在流行的单片机之间的关键的不同点,和怎样说明它们的特点和规范,并提供了它们应用的条件。
内容1绪论....................................................... (2)2FIR滤波器代码合成器............................................................... (2)3参考书目....................................................... (4)附录A FIR滤波器举例................................................................... (5)附录B 文件目录................................................................... (10)附录C 选择超功低耗单片机 (12)图表目录A-1低通FIR滤波器响应 .................................................................. . (5)A-2高通FIR滤波器响应 .................................................................. . (6)A-3带通FIR滤波器响应 .................................................................. . (7)A-4带阻FIR滤波器响应 .................................................................. (8)A-5陷波FIR滤波器响应 .................................................................. (9)1绪论FIR滤波器,以其固有的稳定性和线性相位的特性而闻名,有时是数字滤波器的理想选择对象。
单片机的外文文献及中文翻译

SCM is an integrated circuit chip,is the use of large scale integrated circuit technology to a data processing capability of CPU CPU random access memory RAM, read-only memory ROM,a variety of I / O port and interrupt system,timers / timer functions (which may also include display driver circuitry,pulse width modulation circuit, analog multiplexer, A / D converter circuit)integrated into a silicon constitute a small and complete computer systems.SCM is also known as micro—controller (Microcontroller),because it is the first to be used in industrial control。
Only a single chip by the CPU chip developed from a dedicated processor. The first design is by a large number of peripherals and CPU on a chip in the computer system, smaller,more easily integrated into a complex and demanding on the volume control device which. The Z80 INTEL is the first designed in accordance with this idea processor, then on the development of microcontroller and dedicated processors will be parting ways。
- 1、下载文档前请自行甄别文档内容的完整性,平台不提供额外的编辑、内容补充、找答案等附加服务。
- 2、"仅部分预览"的文档,不可在线预览部分如存在完整性等问题,可反馈申请退款(可完整预览的文档不适用该条件!)。
- 3、如文档侵犯您的权益,请联系客服反馈,我们会尽快为您处理(人工客服工作时间:9:00-18:30)。
中英文资料对照外文翻译文献中文译文:MSP430混合信号微控制器●低供电电压范围:1.8V…3.6V●超低功耗:-活动模式:1MHz,2.2V 时为280μA-等待模式:1.6μA-关闭模式(RAM 保持):0.1μA●五种省电模式●6μS 内从等待状态唤醒●16 位精简指令结构,125 纳秒指令时间周期●三个内部DMA 通道●具有内部参考电平、采样保持和自动扫描特性的12 位A/D 转换器●同步的双12 位D/A 转换器●带有三个捕捉/比较寄存器的16 位定时器A●带有三个或七个捕捉/比较影子寄存器的16 位定时器B●片内集成比较器●串行通讯接口(USART1),具有异步UART 或者同步SPI 接口的功能●串行通讯接口(USART0),具有异步UART 或者同步SPI 或者I2C 接口●具有可编程电平检测的供电电压管理器/监视器●欠电压检测器●串行在线编程,无需外部编程电压,可编程的安全熔丝代码保护●Bootstrap Loader●器件系列包括:-MSP430F155:16KB+256B flash 存储器512B RAM-MSP430F156:24KB+256B flash 存储器1KB RAM-MSP430F157:32KB+256B flash 存储器1KB RAM-MSP430F167:32KB+256B flash 存储器1KB RAM-MSP430F168:48KB+256B flash 存储器2KB RAM-MSP430F169:60KB+256B flash 存储器2KB RAM-MSP430F1610:32KB+256B flash 存储器5KB RAM-MSP430F161148KB+256B flash 存储器;10KB RAM●64 引脚Quad Flat Pack(QFP)封装●要获得完整的模块描述参见MSP430x1xx 系列用户手册,文献号SLAU049说明德州仪器公司的MSP430 系列超低功耗微控制器,由针对各种不同应用目标具有不同外围设备的芯片系列组成。
MSP430 的结构与五种低功耗模式相结合,最适用于在便携式测量设备中延长电池寿命。
芯片具有一个强大的16 位RISC CPU,16 位的寄存器以及常数发生器,能够最大限度地提高代码的效率。
数字控制的振荡器(DCO)允许在6 微秒内从低功耗模式唤醒。
MSP430x15x/16x/161x 系列是配置了内置16 位定时器、12 位快速A/D 转换器、双12 位D/A 转换器,一个或者两个通用同步/异步串行通讯接口(USART)、I2C、DMA和48 个I/O 引脚的微控制器。
另外,MSP430x161x 系列为需要大存储器的应用和堆栈的要求提供扩展RAM 寻址。
MSP430 的典型应用包括:测量系统、捕获模拟信号转换为数字值、然后处理数据用于显示或者传送到主系统。
定时器使得其配置理想地使用在工业控制中,例如数字马达控制、手持式仪表、光网络中地TEC 控制,等等。
MSP430F169的引脚定义简要说明CPUMSP430 CPU具有一个16位的精简指令计算机结构,对应用是高度透明的。
所有的操作,除了程序流程指令,都是通过源操作数的7种寻址模式和目标操作数的四种寻址模式的组合对寄存器操作进行的。
CPU集成了16个寄存器,减小了指令执行时间。
寄存器到寄存器操作的执行时间是一个CPU周期。
寄存器中的四个,R0到R3,相对地专用作程序计数器、堆栈指针、状态寄存器和常数发生器。
其余寄存器是通用寄存器。
外围通过数据、地址和控制总线连接到CPU,可以通过所有指令处理。
指令集指令集由三种格式和7种寻址模式的51条指令构成。
每条指令可以操作一个字或者字节。
运行模式MSP430具有一种活动模式和五种软件可选的低功耗运行模式。
一个中断事件可以将芯片从五种低功耗模式中的任何一种唤醒,为请求服务并在从中断程序返回时恢复低功耗模式。
下列六种运行模式由软件配置:●活动模式AM:-所有时钟活动●低功耗模式0(LPM0)-CPU关闭ACLK和SMCLK保持活动,MCLK关闭如果DCO在活动模式中没有使用,DCO的直流发生器将关闭●低功耗模式1(LPM1)—CPU关闭ACLK和SMCLK保持活动,MCLK关闭●低功耗模式2(LPM2)-CPU关闭MCLK和SMCLK关闭DCO的直流发生器保持活动ACLK保持活动●低功耗模式3(LPM3)-CPU关闭MCLK和SMCLK关闭DCO的直流发生器关闭ACLK保持活动●低功耗模式4(LPM4)-CPU关闭ACLK关闭MCLK和SMCLK关闭DCO的直流发生器关闭晶体振荡器停止中断向量地址中断向量和上电起始地址位于地址范围0FFFFh-0FFE0h。
这些向量包括相应中断处理指令序列的16位地址。
专用功能寄存器大部分中断和模块使能位集中在低地址空间。
芯片物理上不存在没有分配功能目的的专用功能寄存器位。
这种布局简化了软件处理。
中断使能寄存器1和2WDTIE:看门狗定时器中断使能。
如果选择看门狗模式停止;如果看门狗定时器配置为通用定时器活动。
OFIE:振荡器失效中断使能NMIIE:不可屏蔽中断使能ACCVIE:Flash存储器处理出错中断使能URXIE0:USART0,UART和SPI接收中断使能UTXIE0:USART0,UART和SPI发送中断使能URXIE1:USART1,UART和SPI接收中断使能UTXIE1:USART1,UART和发送中断使能URXIE1和UTXIE1在MSP430x15x芯片中不存在。
中断标志寄存器1和2WDTIFG:当看门狗定时器溢出(在看门狗模式)或者安全键值出错,当Vcc上电复位或者RST/NMI引脚在复位模式满足复位条件时复位OFIFG:振荡器失效时标志置位NMIIFG:通过RST/NMI引脚置位URXIFG0:USART0,UART和SPI接收标志UTXIFG0:USART0,UART和SPI发送标志URXIFG1:USART1,UART和SPI接收标志UTXIFG1:USART1,UART和SPI发送标志URXIFG1和UTXIFG1在MSP430x15x芯片中不存在。
模块使能寄存器1和2URXE0:USART0,UART模式接收使能UTXE0:USART0,UART模式发送使能USPIE0:USART0,SPI模式发送和接收使能URXE1:USART1,UART模式接收使能UTXE1:USART1,UART模式发送使能USPIE1:USART1,SPI模式发送和接收使能图例:rw:位可读写rw-0:位可读写,由PUC复位:SFR位在芯片中不存在Flash存储器Flash存储器可以通过JTAG端口、bootstrap loader或者由CPU在系统编程。
CPU可以执行单字节和单字写入Flash存储器。
Flash存储器的特性包括:●Flash存储器有n个主存储段和两个各为128各字节的信息存储段(A和B)。
每个主存储段为512各字节。
●段0到n可以一起擦除或者每个段单独擦除。
●段A和B可以单独擦除或者与段0-n作为一个组擦除。
段A和B也被称为信息存储器。
●新芯片的信息存储器中的某些字节可能已经编程(制造过程中用于测试)。
用户在初次使用前应进行一次信息存储器的擦除。
外围模块外围模块通过数据、地址和控制总线连接到CPU,可以使用所有指令处理。
DMA控制器DMA控制器允许数据从一个存储器地址移动到另外一个存储器地址无需CPU干预。
例如,DMA控制器可以用于将数据从ADC12转换器存储器移动到RAM。
使用DMA控制器可以外围模块的吞吐量。
DMA控制器允许CPU保持在睡眠模式,无需唤醒来从外围移动数据,从而减小系统功耗。
振荡器和系统时钟MSP430x15x和MSP430x16x(x)系列芯片的时钟系统支持基本时钟模块,包括支持32768Hz 钟表晶振、一个内部数字控制的振荡器(DCO)和一个高频晶体振荡器。
基本时钟模块的设计是为了同时满足低系统成本和低功耗的要求。
内部DCO可以在6微秒内快速打开时钟源并稳定。
基本时钟模块提供下列时钟信号:●辅助时钟(ACLK),来自32768Hz钟表晶振或者高频晶振●主时钟(MCLK),CPU使用的主时钟●次主时钟(SMCLK),由外围模块使用的子系统时钟上电电路,供电电压管理器上电电路是在上电和掉电时用于为芯片提供正确的内部复位信号。
供电电压管理(SVS)电路检测供电电压是否下降到用户选择的电压以下,同时支持供电电压管理(芯片自动复位)和监测(SVM,芯片不自动复位)。
CPU在上电电路释放芯片复位后开始代码执行。
不过Vcc不能下降到Vcc(min)。
用户必须确保缺省的FLL+设定不会改变直至Vcc到达Vcc(min)。
如果愿意,SVS电路可以用于监测Vcc何时到达Vcc(min)。
数字I/OMSP430中有6个I/O端口—端口P1到P6:●所有I/O位可以独立编程●任何输入、输出和中断条件的组合都是可能的●P1、P2端口的所有8位可以选择边缘中断输入●所有指令支持对端口控制寄存器的读/写看门狗定时器看门狗定时器模块(WDT)的主要功能是在发生软件问题后进行控制系统的重启。
如果选定的时间间隔溢出,系统产生复位。
如果看门狗功能在应用中不需要,这个模块可以配置位间隔定时器在选定的时间间隔产生中断。
乘法器(仅对MSP430x16x/161x)乘法器操作由专用外围模块支持。
这个模块进行16×16、16×8、8×16、8×8位的操作。
这个模块能够同时支持带符号和不带符号的乘法和累加操作。
操作结果可以在操作数装入外围寄存器后立即处理,无需额外的时钟周期。
USART0MSP430x15x和MSP430x16x(x)有一个硬件通用同步/异步接收发送(USART0)外围模块用于串行数据通信。
USART支持同步SPI(3或者4引脚)、异步UART和使用双缓冲发送和传输通道的I2C通讯协议。
USART1(仅对MSP43016x/161x)MSP430x16x(x)芯片配有第二个硬件通用同步/异步接收发送(USART1)外围模块用于串行数据通信。
USART支持同步SPI(3或4引脚)和异步UART通讯协议,使用双缓冲发送和接收通道。
除了支持I2C,USART1的操作与USART0是一样的。
定时器A3定时器A3是一个带有3个捕获/比较寄存器的定时器/计数器。
定时器A3可以支持多个捕获/比较、PWM输出和内部时序。
定时器A3也具有扩展中断能力。
中断可以由计数器溢出条件或者每个捕获/比较寄存器产生。
定时器B7(仅对MSP43016x/161x)定时器B7是一个带有7个捕获/比较寄存器的定时器/计数器。